ia32_common_transform.c 27 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
/*
 * Copyright (C) 1995-2008 University of Karlsruhe.  All right reserved.
 *
 * This file is part of libFirm.
 *
 * This file may be distributed and/or modified under the terms of the
 * GNU General Public License version 2 as published by the Free Software
 * Foundation and appearing in the file LICENSE.GPL included in the
 * packaging of this file.
 *
 * Licensees holding valid libFirm Professional Edition licenses may use
 * this file in accordance with the libFirm Commercial License.
 * Agreement provided with the Software.
 *
 * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
 * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE.
 */

/**
 * @file
 * @brief       This file implements the common parts of IR transformation from
 *              firm into ia32-Firm.
Matthias Braun's avatar
Matthias Braun committed
24
 * @author      Matthias Braun, Sebastian Buchwald
25
 */
26
#include "config.h"
27
28
29
30
31

#include "error.h"
#include "ircons.h"
#include "irprintf.h"
#include "typerep.h"
32
#include "bitset.h"
33
#include "heights.h"
34

35
36
37
#include "betranshlp.h"
#include "beirg.h"
#include "beabi.h"
38
39
40
41
42
43
44
45

#include "ia32_architecture.h"
#include "ia32_common_transform.h"
#include "ia32_new_nodes.h"

#include "gen_ia32_new_nodes.h"
#include "gen_ia32_regalloc_if.h"

46
ir_heights_t *ia32_heights = NULL;
47
48
49
50

static int check_immediate_constraint(long val, char immediate_constraint_type)
{
	switch (immediate_constraint_type) {
51
52
53
54
55
56
57
58
59
60
61
62
		case 0:
		case 'i': return 1;

		case 'I': return    0 <= val && val <=  31;
		case 'J': return    0 <= val && val <=  63;
		case 'K': return -128 <= val && val <= 127;
		case 'L': return val == 0xff || val == 0xffff;
		case 'M': return    0 <= val && val <=   3;
		case 'N': return    0 <= val && val <= 255;
		case 'O': return    0 <= val && val <= 127;

		default: panic("Invalid immediate constraint found");
63
64
65
	}
}

66
ir_type *ia32_get_prim_type(const ir_mode *mode)
67
{
68
69
70
71
	if (mode == ia32_mode_E) {
		return ia32_type_E;
	} else {
		return get_type_for_mode(mode);
72
73
74
	}
}

75
76
ir_entity *ia32_create_float_const_entity(ia32_isa_t *isa, ir_tarval *tv,
                                          ident *name)
77
{
78
	ir_entity        *res = pmap_get(ir_entity, isa->tv_ent, tv);
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
	ir_initializer_t *initializer;
	ir_mode          *mode;
	ir_type          *tp;

	if (res != NULL)
		return res;

	mode = get_tarval_mode(tv);

	if (! ia32_cg_config.use_sse2) {
		/* try to reduce the mode to produce smaller sized entities */
		if (mode != mode_F) {
			if (tarval_ieee754_can_conv_lossless(tv, mode_F)) {
				mode = mode_F;
				tv = tarval_convert_to(tv, mode);
			} else if (mode != mode_D) {
				if (tarval_ieee754_can_conv_lossless(tv, mode_D)) {
					mode = mode_D;
97
98
99
100
101
102
					tv = tarval_convert_to(tv, mode);
				}
			}
		}
	}

103
104
105
106
107
	if (name == NULL)
		name = id_unique("C%u");

	tp  = ia32_get_prim_type(mode);
	res = new_entity(get_glob_type(), name, tp);
108
109
110
111
112
113
114
115
	set_entity_ld_ident(res, get_entity_ident(res));
	set_entity_visibility(res, ir_visibility_private);
	add_entity_linkage(res, IR_LINKAGE_CONSTANT);

	initializer = create_initializer_tarval(tv);
	set_entity_initializer(res, initializer);

	pmap_insert(isa->tv_ent, tv, res);
116
117
118
	return res;
}

119
ir_node *ia32_create_Immediate(ir_entity *symconst, int symconst_sign, long val)
120
121
122
{
	ir_graph *irg         = current_ir_graph;
	ir_node  *start_block = get_irg_start_block(irg);
123
	ir_node  *immediate   = new_bd_ia32_Immediate(NULL, start_block, symconst,
124
			symconst_sign, ia32_no_pic_adjust, val);
125
	arch_set_irn_register(immediate, &ia32_registers[REG_GP_NOREG]);
126
127
128
129
130
131
132
133
134
135
136
137
138

	return immediate;
}

const arch_register_t *ia32_get_clobber_register(const char *clobber)
{
	const arch_register_t       *reg = NULL;
	int                          c;
	size_t                       r;
	const arch_register_class_t *cls;

	/* TODO: construct a hashmap instead of doing linear search for clobber
	 * register */
139
	for (c = 0; c < N_IA32_CLASSES; ++c) {
140
		cls = & ia32_reg_classes[c];
141
		for (r = 0; r < cls->n_regs; ++r) {
142
			const arch_register_t *temp_reg = arch_register_for_index(cls, r);
Michael Beck's avatar
Michael Beck committed
143
			if (strcmp(temp_reg->name, clobber) == 0
144
145
146
147
148
					|| (c == CLASS_ia32_gp && strcmp(temp_reg->name+1, clobber) == 0)) {
				reg = temp_reg;
				break;
			}
		}
Michael Beck's avatar
Michael Beck committed
149
		if (reg != NULL)
150
151
152
153
154
155
			break;
	}

	return reg;
}

156
157
int ia32_mode_needs_gp_reg(ir_mode *mode)
{
158
	if (mode == ia32_mode_fpcw)
159
		return 0;
Michael Beck's avatar
Michael Beck committed
160
	if (get_mode_size_bits(mode) > 32)
161
162
163
164
165
		return 0;
	return mode_is_int(mode) || mode_is_reference(mode) || mode == mode_b;
}

static void parse_asm_constraints(constraint_t *constraint, const char *c,
166
                                  bool is_output)
167
168
169
170
171
172
173
174
175
176
177
178
{
	char                         immediate_type     = '\0';
	unsigned                     limited            = 0;
	const arch_register_class_t *cls                = NULL;
	int                          memory_possible       = 0;
	int                          all_registers_allowed = 0;
	int                          p;
	int                          same_as = -1;

	memset(constraint, 0, sizeof(constraint[0]));
	constraint->same_as = -1;

Michael Beck's avatar
Michael Beck committed
179
	if (*c == 0) {
180
181
182
183
184
185
186
187
		/* a memory constraint: no need to do anything in backend about it
		 * (the dependencies are already respected by the memory edge of
		 * the node) */
		return;
	}

	/* TODO: improve error messages with node and source info. (As users can
	 * easily hit these) */
188
189
	while (*c != 0) {
		switch (*c) {
190
191
192
193
194
		case ' ':
		case '\t':
		case '\n':
			break;

195
196
197
		/* Skip out/in-out marker */
		case '=': break;
		case '+': break;
198

199
200
		case '&': break;

201
202
203
204
		case '*':
			++c;
			break;
		case '#':
205
			while (*c != 0 && *c != ',')
206
207
208
209
210
211
				++c;
			break;

		case 'a':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
212
			limited |= 1 << REG_GP_EAX;
213
214
215
216
			break;
		case 'b':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
217
			limited |= 1 << REG_GP_EBX;
218
219
220
221
			break;
		case 'c':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
222
			limited |= 1 << REG_GP_ECX;
223
224
225
226
			break;
		case 'd':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
227
			limited |= 1 << REG_GP_EDX;
228
229
230
231
			break;
		case 'D':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
232
			limited |= 1 << REG_GP_EDI;
233
234
235
236
			break;
		case 'S':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
237
			limited |= 1 << REG_GP_ESI;
238
239
240
241
242
243
244
			break;
		case 'Q':
		case 'q':
			/* q means lower part of the regs only, this makes no
			 * difference to Q for us (we only assign whole registers) */
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
245
246
			limited |= 1 << REG_GP_EAX | 1 << REG_GP_EBX | 1 << REG_GP_ECX |
			           1 << REG_GP_EDX;
247
248
249
250
			break;
		case 'A':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
251
			limited |= 1 << REG_GP_EAX | 1 << REG_GP_EDX;
252
253
254
255
			break;
		case 'l':
			assert(cls == NULL || cls == &ia32_reg_classes[CLASS_ia32_gp]);
			cls      = &ia32_reg_classes[CLASS_ia32_gp];
256
257
258
			limited |= 1 << REG_GP_EAX | 1 << REG_GP_EBX | 1 << REG_GP_ECX |
			           1 << REG_GP_EDX | 1 << REG_GP_ESI | 1 << REG_GP_EDI |
			           1 << REG_GP_EBP;
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
			break;

		case 'R':
		case 'r':
		case 'p':
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_gp])
				panic("multiple register classes not supported");
			cls                   = &ia32_reg_classes[CLASS_ia32_gp];
			all_registers_allowed = 1;
			break;

		case 'f':
		case 't':
		case 'u':
			/* TODO: mark values so the x87 simulator knows about t and u */
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_vfp])
				panic("multiple register classes not supported");
			cls                   = &ia32_reg_classes[CLASS_ia32_vfp];
			all_registers_allowed = 1;
			break;

		case 'Y':
		case 'x':
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_xmm])
				panic("multiple register classes not supproted");
			cls                   = &ia32_reg_classes[CLASS_ia32_xmm];
			all_registers_allowed = 1;
			break;

		case 'I':
		case 'J':
		case 'K':
		case 'L':
		case 'M':
		case 'N':
		case 'O':
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_gp])
				panic("multiple register classes not supported");
			if (immediate_type != '\0')
				panic("multiple immediate types not supported");
			cls            = &ia32_reg_classes[CLASS_ia32_gp];
			immediate_type = *c;
			break;
		case 'n':
		case 'i':
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_gp])
				panic("multiple register classes not supported");
			if (immediate_type != '\0')
				panic("multiple immediate types not supported");
			cls            = &ia32_reg_classes[CLASS_ia32_gp];
			immediate_type = 'i';
			break;

		case 'X':
		case 'g':
			if (cls != NULL && cls != &ia32_reg_classes[CLASS_ia32_gp])
				panic("multiple register classes not supported");
			if (immediate_type != '\0')
				panic("multiple immediate types not supported");
			immediate_type        = 'i';
			cls                   = &ia32_reg_classes[CLASS_ia32_gp];
			all_registers_allowed = 1;
			memory_possible       = 1;
			break;

		case '0':
		case '1':
		case '2':
		case '3':
		case '4':
		case '5':
		case '6':
		case '7':
		case '8':
		case '9':
			if (is_output)
				panic("can only specify same constraint on input");

			sscanf(c, "%d%n", &same_as, &p);
Michael Beck's avatar
Michael Beck committed
338
			if (same_as >= 0) {
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
				c += p;
				continue;
			}
			break;

		case 'm':
		case 'o':
		case 'V':
			/* memory constraint no need to do anything in backend about it
			 * (the dependencies are already respected by the memory edge of
			 * the node) */
			memory_possible = 1;
			break;

		case 'E': /* no float consts yet */
		case 'F': /* no float consts yet */
		case 's': /* makes no sense on x86 */
		case '<': /* no autodecrement on x86 */
		case '>': /* no autoincrement on x86 */
		case 'C': /* sse constant not supported yet */
		case 'G': /* 80387 constant not supported yet */
		case 'y': /* we don't support mmx registers yet */
		case 'Z': /* not available in 32 bit mode */
		case 'e': /* not available in 32 bit mode */
			panic("unsupported asm constraint '%c' found in (%+F)",
			      *c, current_ir_graph);
		default:
			panic("unknown asm constraint '%c' found in (%+F)", *c,
			      current_ir_graph);
		}
		++c;
	}

Michael Beck's avatar
Michael Beck committed
372
	if (same_as >= 0) {
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
		if (cls != NULL)
			panic("same as and register constraint not supported");
		if (immediate_type != '\0')
			panic("same as and immediate constraint not supported");
	}

	if (cls == NULL && same_as < 0) {
		if (!memory_possible)
			panic("no constraint specified for assembler input");
	}

	constraint->same_as               = same_as;
	constraint->cls                   = cls;
	constraint->allowed_registers     = limited;
	constraint->all_registers_allowed = all_registers_allowed;
	constraint->memory_possible       = memory_possible;
	constraint->immediate_type        = immediate_type;
}

392
393
394
395
396
397
398
399
400
401
402
403
static bool can_match(const arch_register_req_t *in,
                      const arch_register_req_t *out)
{
	if (in->cls != out->cls)
		return false;
	if ( (in->type & arch_register_req_type_limited) == 0
		|| (out->type & arch_register_req_type_limited) == 0 )
		return true;

	return (*in->limited & *out->limited) != 0;
}

404
405
406
407
408
409
410
411
412
413
414
415
416
static inline ir_node *get_new_node(ir_node *node)
{
#ifdef FIRM_GRGEN_BE
	if (be_transformer == TRANSFORMER_DEFAULT) {
		return be_transform_node(node);
	} else {
		return node;
	}
#else
	return be_transform_node(node);
#endif
}

417
ir_node *ia32_gen_ASM(ir_node *node)
418
{
419
420
421
422
423
424
425
426
427
428
429
430
	ir_node        *block        = get_nodes_block(node);
	ir_node        *new_block    = get_new_node(block);
	dbg_info       *dbgi         = get_irn_dbg_info(node);
	int             n_inputs     = get_ASM_n_inputs(node);
	int             n_ins        = n_inputs+1;
	ir_node       **in           = ALLOCANZ(ir_node*, n_ins);
	size_t          n_clobbers   = 0;
	ident         **clobbers     = get_ASM_clobbers(node);
	unsigned        reg_map_size = 0;
	ir_graph       *irg          = get_irn_irg(node);
	struct obstack *obst         = get_irg_obstack(irg);
	unsigned        clobber_bits[N_IA32_CLASSES];
431
	memset(&clobber_bits, 0, sizeof(clobber_bits));
432

433
	for (size_t c = 0; c < get_ASM_n_clobbers(node); ++c) {
434
		const char                *clobber = get_id_str(clobbers[c]);
435
436
		const arch_register_req_t *req     = ia32_parse_clobber(clobber);
		if (req == NULL)
437
			continue;
438

439
		clobber_bits[req->cls->index] |= *req->limited;
440
441
		assert(req->cls->n_regs <= sizeof(unsigned)*8);
		++n_clobbers;
442
	}
443
444
	size_t n_out_constraints = get_ASM_n_output_constraints(node);
	size_t out_arity         = n_out_constraints + n_clobbers;
445

446
447
	const ir_asm_constraint *in_constraints  = get_ASM_input_constraints(node);
	const ir_asm_constraint *out_constraints = get_ASM_output_constraints(node);
448
449

	/* determine size of register_map */
450
	for (size_t out_idx = 0; out_idx < n_out_constraints; ++out_idx) {
451
		const ir_asm_constraint *constraint = &out_constraints[out_idx];
452
453
		if (constraint->pos+1 > reg_map_size)
			reg_map_size = constraint->pos+1;
454
	}
455
	for (int i = 0; i < n_inputs; ++i) {
456
		const ir_asm_constraint *constraint = &in_constraints[i];
457
458
		if (constraint->pos+1 > reg_map_size)
			reg_map_size = constraint->pos+1;
459
460
	}

461
462
	ia32_asm_reg_t *register_map
		= NEW_ARR_D(ia32_asm_reg_t, obst, reg_map_size);
463
464
465
	memset(register_map, 0, reg_map_size * sizeof(register_map[0]));

	/* construct output constraints */
466
467
468
	size_t                      out_size = out_arity + 1;
	const arch_register_req_t **out_reg_reqs
		= OALLOCN(obst, const arch_register_req_t*, out_size);
469

470
	size_t out_idx;
Michael Beck's avatar
Michael Beck committed
471
	for (out_idx = 0; out_idx < n_out_constraints; ++out_idx) {
472
473
474
475
		constraint_t             parsed_constraint;
		const ir_asm_constraint *constraint = &out_constraints[out_idx];
		const char              *c          = get_id_str(constraint->constraint);
		unsigned                 pos        = constraint->pos;
476
		parse_asm_constraints(&parsed_constraint, c, true);
477
478
		const arch_register_req_t *req
			= ia32_make_register_req(&parsed_constraint, n_out_constraints,
479
		                             out_reg_reqs, out_idx);
480
481
		out_reg_reqs[out_idx] = req;

482
483
484
485
486
487
		/* multiple constraints for same pos. This can happen for example when
		 * a =A constraint gets lowered to two constraints: =a and =d for the
		 * same pos */
		if (register_map[pos].valid)
			continue;

488
489
490
491
492
493
494
495
		register_map[pos].use_input = 0;
		register_map[pos].valid     = 1;
		register_map[pos].memory    = 0;
		register_map[pos].inout_pos = out_idx;
		register_map[pos].mode      = constraint->mode;
	}

	/* inputs + input constraints */
496
497
498
499
500
	const arch_register_req_t **in_reg_reqs
		= OALLOCN(obst, const arch_register_req_t*, n_ins);
	for (int i = 0; i < n_inputs; ++i) {
		constraint_t               parsed_constraint;
		ir_node                   *pred         = get_ASM_input(node, i);
501
502
503
504
505
506
507
		const ir_asm_constraint   *constraint   = &in_constraints[i];
		ident                     *constr_id    = constraint->constraint;
		const char                *c            = get_id_str(constr_id);
		unsigned                   pos          = constraint->pos;
		int                        is_memory_op = 0;
		ir_node                   *input        = NULL;

508
		parse_asm_constraints(&parsed_constraint, c, false);
Matthias Braun's avatar
Matthias Braun committed
509
		if (parsed_constraint.cls != NULL) {
510
511
			unsigned r_clobber_bits
				= clobber_bits[parsed_constraint.cls->index];
Matthias Braun's avatar
Matthias Braun committed
512
513
514
			if (r_clobber_bits != 0) {
				if (parsed_constraint.all_registers_allowed) {
					parsed_constraint.all_registers_allowed = 0;
515
					be_set_allocatable_regs(irg,
Matthias Braun's avatar
Matthias Braun committed
516
517
518
519
							parsed_constraint.cls,
							&parsed_constraint.allowed_registers);
				}
				parsed_constraint.allowed_registers &= ~r_clobber_bits;
520
521
522
			}
		}

523
524
525
		const arch_register_req_t *req
			= ia32_make_register_req(&parsed_constraint, n_out_constraints,
		                             out_reg_reqs, i);
526
527
528
529
		in_reg_reqs[i] = req;

		if (parsed_constraint.immediate_type != '\0') {
			char imm_type = parsed_constraint.immediate_type;
530
			input = ia32_try_create_Immediate(pred, imm_type);
531
532
533
		}

		if (input == NULL) {
534
			input = get_new_node(pred);
535

536
537
538
			if (parsed_constraint.cls == NULL
					&& parsed_constraint.same_as < 0) {
				is_memory_op = 1;
Michael Beck's avatar
Michael Beck committed
539
			} else if (parsed_constraint.memory_possible) {
540
541
542
543
544
545
546
547
548
549
550
551
				/* TODO: match Load or Load/Store if memory possible is set */
			}
		}
		in[i] = input;

		register_map[pos].use_input = 1;
		register_map[pos].valid     = 1;
		register_map[pos].memory    = is_memory_op;
		register_map[pos].inout_pos = i;
		register_map[pos].mode      = constraint->mode;
	}

552
553
554
555
556
	assert(n_inputs == n_ins-1);
	ir_node *mem = get_ASM_mem(node);
	in[n_inputs]          = be_transform_node(mem);
	in_reg_reqs[n_inputs] = arch_no_register_req;

557
	/* parse clobbers */
558
	for (size_t c = 0; c < get_ASM_n_clobbers(node); ++c) {
559
		const char                *clobber = get_id_str(clobbers[c]);
560
561
		const arch_register_req_t *req     = ia32_parse_clobber(clobber);
		if (req == NULL)
562
563
564
565
566
			continue;
		out_reg_reqs[out_idx] = req;
		++out_idx;
	}

yb9976's avatar
typos    
yb9976 committed
567
	/* Attempt to make ASM node register pressure faithful.
568
569
570
571
572
573
574
575
576
577
578
	 * (This does not work for complicated cases yet!)
	 *
	 * Algorithm: Check if there are fewer inputs or outputs (I will call this
	 * the smaller list). Then try to match each constraint of the smaller list
	 * to 1 of the other list. If we can't match it, then we have to add a dummy
	 * input/output to the other list
	 *
	 * FIXME: This is still broken in lots of cases. But at least better than
	 *        before...
	 * FIXME: need to do this per register class...
	 */
579
580
581
582
583
	if (out_arity <= (size_t)n_inputs) {
		int       orig_inputs = n_ins;
		int       in_size     = n_ins;
		bitset_t *used_ins    = bitset_alloca(n_ins);
		for (size_t o = 0; o < out_arity; ++o) {
584
585
586
587
588
589
			const arch_register_req_t *outreq = out_reg_reqs[o];

			if (outreq->cls == NULL) {
				continue;
			}

590
591
			int i;
			for (i = 0; i < orig_inputs; ++i) {
592
593
				if (bitset_is_set(used_ins, i))
					continue;
594
				const arch_register_req_t *inreq = in_reg_reqs[i];
595
596
597
598
599
600
				if (!can_match(outreq, inreq))
					continue;
				bitset_set(used_ins, i);
				break;
			}
			/* did we find any match? */
601
			if (i < orig_inputs)
602
603
604
				continue;

			/* we might need more space in the input arrays */
605
			if (n_ins >= in_size) {
606
				in_size *= 2;
607
608
				const arch_register_req_t **new_in_reg_reqs
					= OALLOCN(obst, const arch_register_req_t*,
609
				                          in_size);
610
611
612
613
				memcpy(new_in_reg_reqs, in_reg_reqs,
				       n_ins*sizeof(new_in_reg_reqs[0]));
				ir_node **new_in = ALLOCANZ(ir_node*, in_size);
				memcpy(new_in, in, n_ins*sizeof(new_in[0]));
614
615
616
617
618
619
620

				in_reg_reqs = new_in_reg_reqs;
				in          = new_in;
			}

			/* add a new (dummy) input which occupies the register */
			assert(outreq->type & arch_register_req_type_limited);
621
622
623
			in_reg_reqs[n_ins] = outreq;
			in[n_ins]          = new_bd_ia32_ProduceVal(NULL, block);
			++n_ins;
624
625
		}
	} else {
626
627
		bitset_t *used_outs      = bitset_alloca(out_arity);
		size_t    orig_out_arity = out_arity;
628
		for (int i = 0; i < n_inputs; ++i) {
629
630
			const arch_register_req_t *inreq = in_reg_reqs[i];

631
			if (inreq->cls == NULL)
632
633
				continue;

634
			size_t o;
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
			for (o = 0; o < orig_out_arity; ++o) {
				const arch_register_req_t *outreq;
				if (bitset_is_set(used_outs, o))
					continue;
				outreq = out_reg_reqs[o];
				if (!can_match(outreq, inreq))
					continue;
				bitset_set(used_outs, i);
				break;
			}
			/* did we find any match? */
			if (o < orig_out_arity)
				continue;

			/* we might need more space in the output arrays */
			if (out_arity >= out_size) {
				const arch_register_req_t **new_out_reg_reqs;

				out_size *= 2;
				new_out_reg_reqs
655
					= OALLOCN(obst, const arch_register_req_t*, out_size);
656
657
658
659
660
661
662
663
664
665
666
667
				memcpy(new_out_reg_reqs, out_reg_reqs,
				       out_arity * sizeof(new_out_reg_reqs[0]));
				out_reg_reqs = new_out_reg_reqs;
			}

			/* add a new (dummy) output which occupies the register */
			assert(inreq->type & arch_register_req_type_limited);
			out_reg_reqs[out_arity] = inreq;
			++out_arity;
		}
	}

668
669
670
671
672
673
	/* append none register requirement for the memory output */
	if (out_arity + 1 >= out_size) {
		const arch_register_req_t **new_out_reg_reqs;

		out_size = out_arity + 1;
		new_out_reg_reqs
674
			= OALLOCN(obst, const arch_register_req_t*, out_size);
675
676
677
678
679
680
681
682
683
		memcpy(new_out_reg_reqs, out_reg_reqs,
			   out_arity * sizeof(new_out_reg_reqs[0]));
		out_reg_reqs = new_out_reg_reqs;
	}

	/* add a new (dummy) output which occupies the register */
	out_reg_reqs[out_arity] = arch_no_register_req;
	++out_arity;

684
685
	ir_node *new_node = new_bd_ia32_Asm(dbgi, new_block, n_ins, in, out_arity,
	                                    get_ASM_text(node), register_map);
686

687
688
	backend_info_t *info = be_get_info(new_node);
	for (size_t o = 0; o < out_arity; ++o) {
689
		info->out_infos[o].req = out_reg_reqs[o];
690
	}
691
	arch_set_irn_register_reqs_in(new_node, in_reg_reqs);
692

693
	SET_IA32_ORIG_NODE(new_node, node);
694
695
696
697

	return new_node;
}

698
ir_node *ia32_gen_CopyB(ir_node *node)
699
{
700
701
702
703
704
705
706
	ir_node  *block    = get_new_node(get_nodes_block(node));
	ir_node  *src      = get_CopyB_src(node);
	ir_node  *new_src  = get_new_node(src);
	ir_node  *dst      = get_CopyB_dst(node);
	ir_node  *new_dst  = get_new_node(dst);
	ir_node  *mem      = get_CopyB_mem(node);
	ir_node  *new_mem  = get_new_node(mem);
707
708
709
	ir_node  *res      = NULL;
	dbg_info *dbgi     = get_irn_dbg_info(node);
	int      size      = get_type_size_bytes(get_CopyB_type(node));
710
	int      throws_exception = ir_throws_exception(node);
711
712
713
714
715
716
717
718
	int      rem;

	/* If we have to copy more than 32 bytes, we use REP MOVSx and */
	/* then we need the size explicitly in ECX.                    */
	if (size >= 32 * 4) {
		rem = size & 0x3; /* size % 4 */
		size >>= 2;

719
		res = new_bd_ia32_Const(dbgi, block, NULL, 0, 0, size);
720

721
		res = new_bd_ia32_CopyB(dbgi, block, new_dst, new_src, res, new_mem, rem);
722
	} else {
Michael Beck's avatar
Michael Beck committed
723
		if (size == 0) {
724
725
726
			ir_fprintf(stderr, "Optimization warning copyb %+F with size <4\n",
			           node);
		}
727
		res = new_bd_ia32_CopyB_i(dbgi, block, new_dst, new_src, new_mem, size);
728
	}
729
	ir_set_throws_exception(res, throws_exception);
730

731
	SET_IA32_ORIG_NODE(res, node);
732
733
734
735

	return res;
}

736
ir_node *ia32_gen_Proj_tls(ir_node *node)
737
{
738
	ir_node *block = get_new_node(get_nodes_block(node));
739
	ir_node *res   = new_bd_ia32_LdTls(NULL, block);
740
741
742
	return res;
}

743
ir_node *ia32_gen_Unknown(ir_node *node)
744
{
745
746
747
748
749
	ir_mode  *mode  = get_irn_mode(node);
	ir_graph *irg   = current_ir_graph;
	dbg_info *dbgi  = get_irn_dbg_info(node);
	ir_node  *block = get_irg_start_block(irg);
	ir_node  *res   = NULL;
750
751
752

	if (mode_is_float(mode)) {
		if (ia32_cg_config.use_sse2) {
753
			res = new_bd_ia32_xUnknown(dbgi, block);
754
		} else {
755
			res = new_bd_ia32_vfldz(dbgi, block);
756
757
		}
	} else if (ia32_mode_needs_gp_reg(mode)) {
758
		res = new_bd_ia32_Unknown(dbgi, block);
759
760
761
	} else {
		panic("unsupported Unknown-Mode");
	}
762
763

	return res;
764
765
}

766
767
768
const arch_register_req_t *ia32_make_register_req(
		const constraint_t *constraint,  int n_outs,
		const arch_register_req_t **out_reqs, int pos)
769
770
771
772
773
774
775
776
777
778
779
{
	struct obstack      *obst    = get_irg_obstack(current_ir_graph);
	int                  same_as = constraint->same_as;
	arch_register_req_t *req;

	if (same_as >= 0) {
		const arch_register_req_t *other_constr;

		if (same_as >= n_outs)
			panic("invalid output number in same_as constraint");

780
781
		other_constr     = out_reqs[same_as];

782
		req              = OALLOC(obst, arch_register_req_t);
783
784
785
		*req             = *other_constr;
		req->type       |= arch_register_req_type_should_be_same;
		req->other_same  = 1U << pos;
786
		req->width       = 1;
787
788
789
790
791
792
793
794
795
796

		/* switch constraints. This is because in firm we have same_as
		 * constraints on the output constraints while in the gcc asm syntax
		 * they are specified on the input constraints */
		out_reqs[same_as] = req;
		return other_constr;
	}

	/* pure memory ops */
	if (constraint->cls == NULL) {
797
		return arch_no_register_req;
798
799
800
801
802
803
	}

	if (constraint->allowed_registers != 0
			&& !constraint->all_registers_allowed) {
		unsigned *limited_ptr;

804
		req         = (arch_register_req_t*)obstack_alloc(obst, sizeof(req[0]) + sizeof(unsigned));
805
806
807
808
809
810
811
		memset(req, 0, sizeof(req[0]));
		limited_ptr = (unsigned*) (req+1);

		req->type    = arch_register_req_type_limited;
		*limited_ptr = constraint->allowed_registers;
		req->limited = limited_ptr;
	} else {
812
		req       = OALLOCZ(obst, arch_register_req_t);
813
814
		req->type = arch_register_req_type_normal;
	}
815
816
	req->cls   = constraint->cls;
	req->width = 1;
817
818
819
820

	return req;
}

821
const arch_register_req_t *ia32_parse_clobber(const char *clobber)
822
{
823
824
825
	if (strcmp(clobber, "memory") == 0 || strcmp(clobber, "cc") == 0)
		return NULL;

826
827
828
829
830
	struct obstack        *obst = get_irg_obstack(current_ir_graph);
	const arch_register_t *reg  = ia32_get_clobber_register(clobber);
	arch_register_req_t   *req;
	unsigned              *limited;

Michael Beck's avatar
Michael Beck committed
831
	if (reg == NULL) {
832
		panic("Register '%s' mentioned in asm clobber is unknown", clobber);
833
834
835
836
	}

	assert(reg->index < 32);

837
	limited  = OALLOC(obst, unsigned);
838
839
	*limited = 1 << reg->index;

840
	req          = OALLOCZ(obst, arch_register_req_t);
841
842
843
	req->type    = arch_register_req_type_limited;
	req->cls     = arch_register_get_class(reg);
	req->limited = limited;
844
	req->width   = 1;
845
846
847
848

	return req;
}

849

850
int ia32_prevents_AM(ir_node *const block, ir_node *const am_candidate,
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
                       ir_node *const other)
{
	if (get_nodes_block(other) != block)
		return 0;

	if (is_Sync(other)) {
		int i;

		for (i = get_Sync_n_preds(other) - 1; i >= 0; --i) {
			ir_node *const pred = get_Sync_pred(other, i);

			if (get_nodes_block(pred) != block)
				continue;

			/* Do not block ourselves from getting eaten */
			if (is_Proj(pred) && get_Proj_pred(pred) == am_candidate)
				continue;

869
			if (!heights_reachable_in_block(ia32_heights, pred, am_candidate))
870
871
872
873
874
875
876
877
878
879
880
				continue;

			return 1;
		}

		return 0;
	} else {
		/* Do not block ourselves from getting eaten */
		if (is_Proj(other) && get_Proj_pred(other) == am_candidate)
			return 0;

881
		if (!heights_reachable_in_block(ia32_heights, other, am_candidate))
882
883
884
885
886
887
			return 0;

		return 1;
	}
}

888
ir_node *ia32_try_create_Immediate(ir_node *node, char immediate_constraint_type)
889
{
890
891
892
893
894
895
	long       val = 0;
	ir_entity *symconst_ent  = NULL;
	ir_mode   *mode;
	ir_node   *cnst          = NULL;
	ir_node   *symconst      = NULL;
	ir_node   *new_node;
896
897

	mode = get_irn_mode(node);
Michael Beck's avatar
Michael Beck committed
898
	if (!mode_is_int(mode) && !mode_is_reference(mode)) {
899
900
901
		return NULL;
	}

Michael Beck's avatar
Michael Beck committed
902
	if (is_Const(node)) {
903
904
		cnst     = node;
		symconst = NULL;
905
906
	} else if (is_SymConst_addr_ent(node)
			&& get_entity_owner(get_SymConst_entity(node)) != get_tls_type()) {
907
908
		cnst     = NULL;
		symconst = node;
Michael Beck's avatar
Michael Beck committed
909
	} else if (is_Add(node)) {
910
911
		ir_node *left  = get_Add_left(node);
		ir_node *right = get_Add_right(node);
912
		if (is_Const(left) && is_SymConst_addr_ent(right)) {
913
914
			cnst     = left;
			symconst = right;
915
		} else if (is_SymConst_addr_ent(left) && is_Const(right)) {
916
917
			cnst     = right;
			symconst = left;
918
919
920
921
922
		}
	} else {
		return NULL;
	}

Michael Beck's avatar
Michael Beck committed
923
	if (cnst != NULL) {
Matthias Braun's avatar
Matthias Braun committed
924
		ir_tarval *offset = get_Const_tarval(cnst);
925
926
		if (!tarval_is_long(offset)) {
			ir_fprintf(stderr, "Optimisation Warning: tarval of %+F is not a long?\n", cnst);
927
928
929
			return NULL;
		}

930
		val = get_tarval_long(offset);
Michael Beck's avatar
Michael Beck committed
931
		if (!check_immediate_constraint(val, immediate_constraint_type))
932
933
			return NULL;
	}
Michael Beck's avatar
Michael Beck committed
934
935
	if (symconst != NULL) {
		if (immediate_constraint_type != 0) {
936
937
938
939
			/* we need full 32bits for symconsts */
			return NULL;
		}

940
		symconst_ent = get_SymConst_entity(symconst);
941
	}
Michael Beck's avatar
Michael Beck committed
942
	if (cnst == NULL && symconst == NULL)
943
944
		return NULL;

945
	new_node = ia32_create_Immediate(symconst_ent, 0, val);
946
947
	return new_node;
}