ia32_emitter.c

/**
 * This file implements the node emitter.
 * @author Christian Wuerdig, Matthias Braun
 * $Id$
 */
#ifdef HAVE_CONFIG_H
#include <config.h>
#endif

#include <limits.h>

#include "xmalloc.h"
#include "tv.h"
#include "iredges.h"
#include "debug.h"
#include "irgwalk.h"
#include "irprintf.h"
#include "irop_t.h"
#include "irargs_t.h"
#include "irprog_t.h"
#include "iredges_t.h"
#include "execfreq.h"
#include "error.h"

#include "../besched_t.h"
#include "../benode_t.h"
#include "../beabi.h"
#include "../be_dbgout.h"

#include "ia32_emitter.h"
#include "gen_ia32_emitter.h"
#include "gen_ia32_regalloc_if.h"
#include "ia32_nodes_attr.h"
#include "ia32_new_nodes.h"
#include "ia32_map_regs.h"
#include "bearch_ia32_t.h"

#define BLOCK_PREFIX ".L"

#define SNPRINTF_BUF_LEN 128

/* global arch_env for lc_printf functions */
static const arch_env_t *arch_env = NULL;

/** by default, we generate assembler code for the Linux gas */
asm_flavour_t asm_flavour = ASM_LINUX_GAS;

/**
 * Switch to a new section
 */
void ia32_switch_section(FILE *F, section_t sec) {
	static section_t curr_sec = NO_SECTION;
	static const char *text[ASM_MAX][SECTION_MAX] = {
		{
			".section\t.text",
			".section\t.data",
			".section\t.rodata",
			".section\t.bss",
			".section\t.tbss,\"awT\",@nobits",
			".section\t.ctors,\"aw\",@progbits"
		},
		{
			".section\t.text",
			".section\t.data",
			".section .rdata,\"dr\"",
			".section\t.bss",
			".section\t.tbss,\"awT\",@nobits",
			".section\t.ctors,\"aw\",@progbits"
		}
	};

	if (curr_sec == sec)
		return;

	curr_sec = sec;
	switch (sec) {

	case NO_SECTION:
		break;

	case SECTION_TEXT:
	case SECTION_DATA:
	case SECTION_RODATA:
	case SECTION_COMMON:
	case SECTION_TLS:
	case SECTION_CTOR:
		fprintf(F, "\t%s\n", text[asm_flavour][sec]);
		break;

	default:
		break;
	}
}

static void ia32_dump_function_object(FILE *F, const char *name)
{
	switch (asm_flavour) {
	case ASM_LINUX_GAS:
		fprintf(F, "\t.type\t%s, @function\n", name);
		break;
	case ASM_MINGW_GAS:
		fprintf(F, "\t.def\t%s;\t.scl\t2;\t.type\t32;\t.endef\n", name);
		break;
	default:
		break;
	}
}

static void ia32_dump_function_size(FILE *F, const char *name)
{
	switch (asm_flavour) {
	case ASM_LINUX_GAS:
		fprintf(F, "\t.size\t%s, .-%s\n", name, name);
		break;
	default:
		break;
	}
}

/**
 * Returns the register at in position pos.
 */
static const arch_register_t *get_in_reg(const ir_node *irn, int pos) {
	ir_node                *op;
	const arch_register_t  *reg = NULL;

	assert(get_irn_arity(irn) > pos && "Invalid IN position");

	/* The out register of the operator at position pos is the
	   in register we need. */
	op = get_irn_n(irn, pos);

	reg = arch_get_irn_register(arch_env, op);

	assert(reg && "no in register found");

	/* in case of a joker register: just return a valid register */
	if (arch_register_type_is(reg, joker)) {
		arch_register_req_t       req;
		const arch_register_req_t *p_req;

		/* ask for the requirements */
		p_req = arch_get_register_req(arch_env, &req, irn, pos);

		if (arch_register_req_is(p_req, limited)) {
			/* in case of limited requirements: get the first allowed register */

			bitset_t *bs = bitset_alloca(arch_register_class_n_regs(p_req->cls));
			int      idx;

			p_req->limited(p_req->limited_env, bs);
			idx = bitset_next_set(bs, 0);
			reg = arch_register_for_index(p_req->cls, idx);
		} else {
			/* otherwise get first register in class */
			reg = arch_register_for_index(p_req->cls, 0);
		}
	}

	return reg;
}

/**
 * Returns the register at out position pos.
 */
static const arch_register_t *get_out_reg(const ir_node *irn, int pos) {
	ir_node                *proj;
	const arch_register_t  *reg = NULL;

	/* 1st case: irn is not of mode_T, so it has only                 */
	/*           one OUT register -> good                             */
	/* 2nd case: irn is of mode_T -> collect all Projs and ask the    */
	/*           Proj with the corresponding projnum for the register */

	if (get_irn_mode(irn) != mode_T) {
		reg = arch_get_irn_register(arch_env, irn);
	} else if (is_ia32_irn(irn)) {
		reg = get_ia32_out_reg(irn, pos);
	} else {
		const ir_edge_t *edge;

		foreach_out_edge(irn, edge) {
			proj = get_edge_src_irn(edge);
			assert(is_Proj(proj) && "non-Proj from mode_T node");
			if (get_Proj_proj(proj) == pos) {
				reg = arch_get_irn_register(arch_env, proj);
				break;
			}
		}
	}

	assert(reg && "no out register found");
	return reg;
}

/**
 * Returns an ident for the given tarval tv.
 */
static ident *get_ident_for_tv(tarval *tv) {
	char buf[256];
	int len = tarval_snprintf(buf, sizeof(buf), tv);
	assert(len);
	return new_id_from_str(buf);
}

/**
 * Determine the gnu assembler suffix that indicates a mode
 */
static char get_mode_suffix(const ir_mode *mode) {
	if(mode_is_float(mode)) {
		switch(get_mode_size_bits(mode)) {
		case 32:
			return 's';
		case 64:
			return 'l';
		case 80:
			return 't';
		}
	} else {
		assert(mode_is_int(mode) || mode_is_reference(mode));
		switch(get_mode_size_bits(mode)) {
		case 64:
			return 'q';
		case 32:
			return 'l';
		case 16:
			return 'w';
		case 8:
			return 'b';
		}
	}
	panic("Can't output mode_suffix for %+F\n", mode);
}

static int produces_result(const ir_node *node) {
	return !(is_ia32_St(node) ||
		is_ia32_Store8Bit(node) ||
		is_ia32_CondJmp(node) ||
		is_ia32_xCondJmp(node) ||
		is_ia32_CmpSet(node) ||
		is_ia32_xCmpSet(node) ||
		is_ia32_SwitchJmp(node));
}

static const char *ia32_get_reg_name_for_mode(ia32_emit_env_t *env, ir_mode *mode, const arch_register_t *reg) {
	switch(get_mode_size_bits(mode)) {
		case 8:
			return ia32_get_mapped_reg_name(env->isa->regs_8bit, reg);
		case 16:
			return ia32_get_mapped_reg_name(env->isa->regs_16bit, reg);
		default:
			return (char *)arch_register_get_name(reg);
	}
}

#if 0
/**
 * Determines the SSE suffix depending on the mode.
 */
static int ia32_print_mode_suffix(lc_appendable_t *app,
    const lc_arg_occ_t *occ, const lc_arg_value_t *arg)
{
	ir_node *irn  = arg->v_ptr;
	ir_mode *mode = get_ia32_ls_mode(irn);

	if (mode_is_float(mode)) {
		return lc_appendable_chadd(app, get_mode_size_bits(mode) == 32 ? 's' : 'd');
	} else {
		if(get_mode_size_bits(mode) == 32)
			return 0;

		if(mode_is_signed(mode))
			lc_appendable_chadd(app, 's');
		else
			lc_appendable_chadd(app, 'z');

		lc_appendable_chadd(app, get_mode_suffix(mode));
		return 2;
	}
}
#endif

/**
 * Add a number to a prefix. This number will not be used a second time.
 */
static char *get_unique_label(char *buf, size_t buflen, const char *prefix) {
	static unsigned long id = 0;
	snprintf(buf, buflen, "%s%lu", prefix, ++id);
	return buf;
}

/*************************************************************
 *             _       _    __   _          _
 *            (_)     | |  / _| | |        | |
 *  _ __  _ __ _ _ __ | |_| |_  | |__   ___| |_ __   ___ _ __
 * | '_ \| '__| | '_ \| __|  _| | '_ \ / _ \ | '_ \ / _ \ '__|
 * | |_) | |  | | | | | |_| |   | | | |  __/ | |_) |  __/ |
 * | .__/|_|  |_|_| |_|\__|_|   |_| |_|\___|_| .__/ \___|_|
 * | |                                       | |
 * |_|                                       |_|
 *************************************************************/

void ia32_emit_ident(ia32_emit_env_t *env, ident *id)
{
	size_t len = get_id_strlen(id);
	const char* str = get_id_str(id);

	ia32_emit_string_len(env, str, len);
}

void ia32_emit_irprintf(ia32_emit_env_t *env, const char *fmt, ...)
{
	char buf[128];
	va_list ap;

	va_start(ap, fmt);
	ir_vsnprintf(buf, sizeof(buf), fmt, ap);
	va_end(ap);

	ia32_emit_string(env, buf);
}

void ia32_emit_source_register(ia32_emit_env_t *env, const ir_node *node, int pos)
{
	const arch_register_t *reg = get_in_reg(node, pos);
	const char *reg_name = arch_register_get_name(reg);

	assert(pos < get_irn_arity(node));

	ia32_emit_char(env, '%');
	ia32_emit_string(env, reg_name);
}

void ia32_emit_dest_register(ia32_emit_env_t *env, const ir_node *node, int pos) {
	const arch_register_t *reg = get_out_reg(node, pos);
	const char *reg_name = arch_register_get_name(reg);

	ia32_emit_char(env, '%');
	ia32_emit_string(env, reg_name);
}

void ia32_emit_x87_name(ia32_emit_env_t *env, const ir_node *node, int pos)
{
	ia32_attr_t *attr = get_ia32_attr(node);

	assert(pos < 7);
	ia32_emit_char(env, '%');
	ia32_emit_string(env, attr->x87[pos]->name);
}

void ia32_emit_immediate(ia32_emit_env_t *env, const ir_node *node)
{
	tarval *tv;
	ident *id;

	switch(get_ia32_immop_type(node)) {
	case ia32_ImmConst:
		tv = get_ia32_Immop_tarval(node);
		id = get_ident_for_tv(tv);
		break;
	case ia32_ImmSymConst:
		id = get_ia32_Immop_symconst(node);
		break;
	default:
		assert(0);
		ia32_emit_string(env, "BAD");
		return;
	}

	ia32_emit_ident(env, id);
}

void ia32_emit_mode_suffix(ia32_emit_env_t *env, const ir_mode *mode)
{
	ia32_emit_char(env, get_mode_suffix(mode));
}

void ia32_emit_x87_mode_suffix(ia32_emit_env_t *env, const ir_node *node)
{
	ir_mode *mode = get_ia32_ls_mode(node);
	if(mode != NULL)
		ia32_emit_mode_suffix(env, mode);
}

void ia32_emit_extend_suffix(ia32_emit_env_t *env, const ir_mode *mode)
{
	if(get_mode_size_bits(mode) == 32)
		return;
	if(mode_is_signed(mode)) {
		ia32_emit_char(env, 's');
	} else {
		ia32_emit_char(env, 'z');
	}
}

/**
 * Emits registers and/or address mode of a binary operation.
 */
void ia32_emit_binop(ia32_emit_env_t *env, const ir_node *node) {
	switch(get_ia32_op_type(node)) {
		case ia32_Normal:
			if (is_ia32_ImmConst(node) || is_ia32_ImmSymConst(node)) {
				ia32_emit_char(env, '$');
				ia32_emit_immediate(env, node);
				ia32_emit_cstring(env, ", ");
				ia32_emit_source_register(env, node, 2);
			} else {
				const arch_register_t *in1 = get_in_reg(node, 2);
				const arch_register_t *in2 = get_in_reg(node, 3);
				const arch_register_t *out = produces_result(node) ? get_out_reg(node, 0) : NULL;
				const arch_register_t *in;
				const char            *in_name;

				in      = out ? (REGS_ARE_EQUAL(out, in2) ? in1 : in2) : in2;
				out     = out ? out : in1;
				in_name = arch_register_get_name(in);

				if (is_ia32_emit_cl(node)) {
					assert(REGS_ARE_EQUAL(&ia32_gp_regs[REG_ECX], in) && "shift operation needs ecx");
					in_name = "cl";
				}

				ia32_emit_char(env, '%');
				ia32_emit_string(env, in_name);
				ia32_emit_cstring(env, ", %");
				ia32_emit_string(env, arch_register_get_name(out));
			}
			break;
		case ia32_AddrModeS:
			if (is_ia32_ImmConst(node) || is_ia32_ImmSymConst(node)) {
				assert(!produces_result(node) && "Source AM with Const must not produce result");
				ia32_emit_am(env, node);
				ia32_emit_cstring(env, ", $");
				ia32_emit_immediate(env, node);
			} else if (produces_result(node)) {
				ia32_emit_am(env, node);
				ia32_emit_cstring(env, ", ");
				ia32_emit_dest_register(env, node, 0);
			} else {
				ia32_emit_am(env, node);
				ia32_emit_cstring(env, ", ");
				ia32_emit_source_register(env, node, 2);
			}
			break;
		case ia32_AddrModeD:
			if (is_ia32_ImmConst(node) || is_ia32_ImmSymConst(node)) {
				ia32_emit_char(env, '$');
				ia32_emit_immediate(env, node);
				ia32_emit_cstring(env, ", ");
				ia32_emit_am(env, node);
			} else {
				const arch_register_t *in1 = get_in_reg(node, get_irn_arity(node) == 5 ? 3 : 2);
				ir_mode               *mode = get_ia32_ls_mode(node);
				const char            *in_name;

				in_name = ia32_get_reg_name_for_mode(env, mode, in1);

				if (is_ia32_emit_cl(node)) {
					assert(REGS_ARE_EQUAL(&ia32_gp_regs[REG_ECX], in1) && "shift operation needs ecx");
					in_name = "cl";
				}

				ia32_emit_char(env, '%');
				ia32_emit_string(env, in_name);
				ia32_emit_cstring(env, ", ");
				ia32_emit_am(env, node);
			}
			break;
		default:
			assert(0 && "unsupported op type");
	}
}

/**
 * Emits registers and/or address mode of a binary operation.
 */
void ia32_emit_x87_binop(ia32_emit_env_t *env, const ir_node *node) {
	switch(get_ia32_op_type(node)) {
		case ia32_Normal:
			if (is_ia32_ImmConst(node) || is_ia32_ImmSymConst(node)) {
				// should not happen...
				assert(0);
			} else {
				ia32_attr_t *attr = get_ia32_attr(node);
				const arch_register_t *in1 = attr->x87[0];
				const arch_register_t *in2 = attr->x87[1];
				const arch_register_t *out = attr->x87[2];
				const arch_register_t *in;

				in  = out ? (REGS_ARE_EQUAL(out, in2) ? in1 : in2) : in2;
				out = out ? out : in1;

				ia32_emit_char(env, '%');
				ia32_emit_string(env, arch_register_get_name(in));
				ia32_emit_cstring(env, ", %");
				ia32_emit_string(env, arch_register_get_name(out));
			}
			break;
		case ia32_AddrModeS:
		case ia32_AddrModeD:
			ia32_emit_am(env, node);
			break;
		default:
			assert(0 && "unsupported op type");
	}
}

/**
 * Emits registers and/or address mode of a unary operation.
 */
void ia32_emit_unop(ia32_emit_env_t *env, const ir_node *node) {
	switch(get_ia32_op_type(node)) {
		case ia32_Normal:
			if (is_ia32_ImmConst(node) || is_ia32_ImmSymConst(node)) {
				ia32_emit_char(env, '$');
				ia32_emit_immediate(env, node);
			} else {
				if (is_ia32_IMul(node) || is_ia32_Mulh(node)) {
					/* MulS and Mulh implicitly multiply by EAX */
					ia32_emit_source_register(env, node, 3);
				} else if(is_ia32_IDiv(node)) {
					ia32_emit_source_register(env, node, 1);
				} else if(is_ia32_Push(node)) {
					ia32_emit_source_register(env, node, 2);
				} else if(is_ia32_Pop(node)) {
					ia32_emit_dest_register(env, node, 1);
				} else {
					ia32_emit_dest_register(env, node, 0);
				}
			}
			break;
		case ia32_AddrModeS:
		case ia32_AddrModeD:
			ia32_emit_am(env, node);
			break;
		default:
			assert(0 && "unsupported op type");
	}
}

/**
 * Emits address mode.
 */
void ia32_emit_am(ia32_emit_env_t *env, const ir_node *node) {
	ia32_am_flavour_t am_flav = get_ia32_am_flavour(node);
	ident *id = get_ia32_am_sc(node);
	int offs = get_ia32_am_offs_int(node);

	/* just to be sure... */
	assert(!is_ia32_use_frame(node) || get_ia32_frame_ent(node) != NULL);

	/* emit offset */
	if (id != NULL) {
		if (is_ia32_am_sc_sign(node))
			ia32_emit_char(env, '-');
		ia32_emit_ident(env, id);
	}

	if(offs != 0) {
		if(id != NULL) {
			ia32_emit_irprintf(env, "%+d", offs);
		} else {
			ia32_emit_irprintf(env, "%d", offs);
		}
	}

	if (am_flav & (ia32_B | ia32_I)) {
		ia32_emit_char(env, '(');

		/* emit base */
		if (am_flav & ia32_B) {
			ia32_emit_source_register(env, node, 0);
		}

		/* emit index + scale */
		if (am_flav & ia32_I) {
			ia32_emit_char(env, ',');
			ia32_emit_source_register(env, node, 1);

			if (am_flav & ia32_S) {
				ia32_emit_irprintf(env, ",%d", 1 << get_ia32_am_scale(node));
			}
		}
		ia32_emit_char(env, ')');
	}
}

#if 0
/**
 * Formated print of commands and comments.
 */
static void ia32_fprintf_format(FILE *F, const ir_node *irn, char *cmd_buf, char *cmnt_buf) {
	unsigned lineno;
	const char *name = irn ? be_retrieve_dbg_info(get_irn_dbg_info((ir_node *)irn), &lineno) : NULL;

	if (name)
		fprintf(F, "\t%-35s %-60s /* %s:%u */\n", cmd_buf, cmnt_buf, name, lineno);
	else
		fprintf(F, "\t%-35s %-60s\n", cmd_buf, cmnt_buf);
}
#endif

void ia32_write_line(ia32_emit_env_t *env)
{
	char *finished_line = obstack_finish(env->obst);

	fwrite(finished_line, env->linelength, 1, env->out);
	env->linelength = 0;
	obstack_free(env->obst, finished_line);
}

void ia32_pad_comment(ia32_emit_env_t *env)
{
	while(env->linelength <= 30) {
		ia32_emit_char(env, ' ');
	}
	ia32_emit_cstring(env, "    ");
}

void ia32_emit_finish_line(ia32_emit_env_t *env, const ir_node *node)
{
	dbg_info *dbg;
	const char *sourcefile;
	unsigned lineno;

	if(node == NULL) {
		ia32_emit_char(env, '\n');
		ia32_write_line(env);
		return;
	}

	ia32_pad_comment(env);
	ia32_emit_cstring(env, "/* ");
	ia32_emit_irprintf(env, "%+F ", node);

	dbg = get_irn_dbg_info(node);
	sourcefile = be_retrieve_dbg_info(dbg, &lineno);
	if(sourcefile != NULL) {
		ia32_emit_string(env, sourcefile);
		ia32_emit_irprintf(env, ":%u", lineno);
	}
	ia32_emit_cstring(env, " */\n");
	ia32_write_line(env);
}


/*************************************************
 *                 _ _                         _
 *                (_) |                       | |
 *   ___ _ __ ___  _| |_    ___ ___  _ __   __| |
 *  / _ \ '_ ` _ \| | __|  / __/ _ \| '_ \ / _` |
 * |  __/ | | | | | | |_  | (_| (_) | | | | (_| |
 *  \___|_| |_| |_|_|\__|  \___\___/|_| |_|\__,_|
 *
 *************************************************/

#undef IA32_DO_EMIT
#define IA32_DO_EMIT(irn) ia32_fprintf_format(F, irn, cmd_buf, cmnt_buf)

/*
 * coding of conditions
 */
struct cmp2conditon_t {
	const char *name;
	pn_Cmp      num;
};

/*
 * positive conditions for signed compares
 */
static const struct cmp2conditon_t cmp2condition_s[] = {
	{ NULL,              pn_Cmp_False },  /* always false */
	{ "e",               pn_Cmp_Eq },     /* == */
	{ "l",               pn_Cmp_Lt },     /* < */
	{ "le",              pn_Cmp_Le },     /* <= */
	{ "g",               pn_Cmp_Gt },     /* > */
	{ "ge",              pn_Cmp_Ge },     /* >= */
	{ "ne",              pn_Cmp_Lg },     /* != */
	{ NULL,              pn_Cmp_Leg},     /* Floating point: ordered */
	{ NULL,              pn_Cmp_Uo },     /* Floating point: unordered */
	{ "e",               pn_Cmp_Ue },     /* Floating point: unordered or == */
	{ "b",               pn_Cmp_Ul },     /* Floating point: unordered or < */
	{ "be",              pn_Cmp_Ule },    /* Floating point: unordered or <= */
	{ "a",               pn_Cmp_Ug },     /* Floating point: unordered or > */
	{ "ae",              pn_Cmp_Uge },    /* Floating point: unordered or >= */
	{ "ne",              pn_Cmp_Ne },     /* Floating point: unordered or != */
	{ NULL,              pn_Cmp_True },   /* always true */
};

/*
 * positive conditions for unsigned compares
 */
static const struct cmp2conditon_t cmp2condition_u[] = {
	{ NULL,              pn_Cmp_False },  /* always false */
	{ "e",               pn_Cmp_Eq },     /* == */
	{ "b",               pn_Cmp_Lt },     /* < */
	{ "be",              pn_Cmp_Le },     /* <= */
	{ "a",               pn_Cmp_Gt },     /* > */
	{ "ae",              pn_Cmp_Ge },     /* >= */
	{ "ne",              pn_Cmp_Lg },     /* != */
	{ NULL,              pn_Cmp_True },   /* always true */
};

/*
 * returns the condition code
 */
static const char *get_cmp_suffix(int cmp_code)
{
	assert( (cmp2condition_s[cmp_code & 15].num) == (cmp_code & 15));
	assert( (cmp2condition_u[cmp_code & 7].num) == (cmp_code & 7));

	if((cmp_code & ia32_pn_Cmp_Unsigned)) {
		return cmp2condition_u[cmp_code & 7].name;
	} else {
		return cmp2condition_s[cmp_code & 15].name;
	}
}

void ia32_emit_cmp_suffix(ia32_emit_env_t *env, long pnc)
{
	ia32_emit_string(env, get_cmp_suffix(pnc));
}


/**
 * Returns the target block for a control flow node.
 */
static ir_node *get_cfop_target_block(const ir_node *irn) {
	return get_irn_link(irn);
}

/**
 * Returns the target label for a control flow node.
 */
void ia32_emit_cfop_target(ia32_emit_env_t * env, const ir_node *node) {
	ir_node *block = get_cfop_target_block(node);

	ia32_emit_cstring(env, BLOCK_PREFIX);
	ia32_emit_irprintf(env, "%d", get_irn_node_nr(block));
}

/** Return the next block in Block schedule */
static ir_node *next_blk_sched(const ir_node *block) {
	return get_irn_link(block);
}

/**
 * Returns the Proj with projection number proj and NOT mode_M
 */
static ir_node *get_proj(const ir_node *node, long proj) {
	const ir_edge_t *edge;
	ir_node         *src;

	assert(get_irn_mode(node) == mode_T && "expected mode_T node");

	foreach_out_edge(node, edge) {
		src = get_edge_src_irn(edge);

		assert(is_Proj(src) && "Proj expected");
		if (get_irn_mode(src) == mode_M)
			continue;

		if (get_Proj_proj(src) == proj)
			return src;
	}
	return NULL;
}

/**
 * Emits the jump sequence for a conditional jump (cmp + jmp_true + jmp_false)
 */
static void finish_CondJmp(ia32_emit_env_t *env, const ir_node *node,
                           ir_mode *mode, long pnc) {
	const ir_node *proj_true;
	const ir_node *proj_false;
	const ir_node *block;
	const ir_node *next_block;
	int flipped = 0;

	/* get both Proj's */
	proj_true = get_proj(node, pn_Cond_true);
	assert(proj_true && "CondJmp without true Proj");

	proj_false = get_proj(node, pn_Cond_false);
	assert(proj_false && "CondJmp without false Proj");

	/* for now, the code works for scheduled and non-schedules blocks */
	block = get_nodes_block(node);

	/* we have a block schedule */
	next_block = next_blk_sched(block);

	if (get_cfop_target_block(proj_true) == next_block) {
		/* exchange both proj's so the second one can be omitted */
		const ir_node *t = proj_true;

		proj_true  = proj_false;
		proj_false = t;
		flipped    = 1;
		pnc        = get_negated_pnc(pnc, mode);
	}

	/* in case of unordered compare, check for parity */
	if (pnc & pn_Cmp_Uo) {
		ia32_emit_cstring(env, "\tjp ");
		ia32_emit_cfop_target(env, proj_true);
		ia32_emit_finish_line(env, proj_true);
	}

	ia32_emit_cstring(env, "\tj");
	ia32_emit_cmp_suffix(env, pnc);
	ia32_emit_char(env, ' ');
	ia32_emit_cfop_target(env, proj_true);
	ia32_emit_finish_line(env, proj_true);

	/* the second Proj might be a fallthrough */
	if (get_cfop_target_block(proj_false) != next_block) {
		ia32_emit_cstring(env, "\tjmp ");
		ia32_emit_cfop_target(env, proj_false);
		ia32_emit_finish_line(env, proj_false);
	} else {
		ia32_emit_cstring(env, "\t/* fallthrough to");
		ia32_emit_cfop_target(env, proj_false);
		ia32_emit_cstring(env, " */");
		ia32_emit_finish_line(env, proj_false);
	}
}

/**
 * Emits code for conditional jump.
 */
static void CondJmp_emitter(ia32_emit_env_t *env, const ir_node *node) {
	ia32_emit_cstring(env, "\tcmp ");
	ia32_emit_binop(env, node);
	ia32_emit_finish_line(env, node);

	finish_CondJmp(env, node, mode_Iu, get_ia32_pncode(node));
}

/**
 * Emits code for conditional jump with two variables.
 */
static void emit_ia32_CondJmp(ia32_emit_env_t *env, const ir_node *node) {
	CondJmp_emitter(env, node);
}

/**
 * Emits code for conditional test and jump.
 */
static void TestJmp_emitter(ia32_emit_env_t *env, const ir_node *node) {
	if(is_ia32_ImmSymConst(node) || is_ia32_ImmConst(node)) {
		ia32_emit_cstring(env, "\ttest $");
		ia32_emit_immediate(env, node);
		ia32_emit_cstring(env, ", ");
		ia32_emit_source_register(env, node, 0);
		ia32_emit_finish_line(env, node);
	} else {
		ia32_emit_cstring(env, "\ttest ");
		ia32_emit_source_register(env, node, 1);
		ia32_emit_cstring(env, ", ");
		ia32_emit_source_register(env, node, 0);
		ia32_emit_finish_line(env, node);
	}
	finish_CondJmp(env, node, mode_Iu, get_ia32_pncode(node));
}

/**
 * Emits code for conditional test and jump with two variables.
 */
static void emit_ia32_TestJmp(ia32_emit_env_t *env, const ir_node *node) {
	TestJmp_emitter(env, node);
}

static void emit_ia32_CJmp(ia32_emit_env_t *env, const ir_node *node) {
	ia32_emit_cstring(env, "/* omitted redundant test */");
	ia32_emit_finish_line(env, node);

	finish_CondJmp(env, node, mode_Is, get_ia32_pncode(node));
}

static void emit_ia32_CJmpAM(ia32_emit_env_t *env, const ir_node *node) {
	ia32_emit_cstring(env, "/* omitted redundant test/cmp */");
	ia32_emit_finish_line(env, node);

	finish_CondJmp(env, node, mode_Is, get_ia32_pncode(node));
}

/**
 * Emits code for conditional SSE floating point jump with two variables.
 */
static void emit_ia32_xCondJmp(ia32_emit_env_t *env, const ir_node *node) {
	ia32_emit_cstring(env, "\tucomis");
	ia32_emit_mode_suffix(env, get_irn_mode(node));
	ia32_emit_char(env, ' ');
	ia32_emit_binop(env, node);
	ia32_emit_finish_line(env, node);

	finish_CondJmp(env, node, mode_F, get_ia32_pncode(node));
}

/**
 * Emits code for conditional x87 floating point jump with two variables.
 */
static void emit_ia32_x87CondJmp(ia32_emit_env_t *env, const ir_node *node) {
	ia32_attr_t *attr = get_ia32_attr(node);
	const char *reg = attr->x87[1]->name;
	long pnc = get_ia32_pncode(node);

	switch (get_ia32_irn_opcode(node)) {
	case iro_ia32_fcomrJmp:
		pnc = get_inversed_pnc(pnc);
	case iro_ia32_fcomJmp:
	default:
		ia32_emit_cstring(env, "\tfucom ");
		break;
	case iro_ia32_fcomrpJmp:
		pnc = get_inversed_pnc(pnc);
	case iro_ia32_fcompJmp:
		ia32_emit_cstring(env, "\tfucomp ");
		break;
	case iro_ia32_fcomrppJmp:
		pnc = get_inversed_pnc(pnc);
	case iro_ia32_fcomppJmp:
		ia32_emit_cstring(env, "\tfucompp ");
		reg = "";
		break;
	}

	if(reg[0] != '\0') {
		ia32_emit_char(env, '%');
		ia32_emit_string(env, reg);
	}
	ia32_emit_finish_line(env, node);

	ia32_emit_cstring(env, "\tfnstsw %ax");
	ia32_emit_finish_line(env, node);
	ia32_emit_cstring(env, "\tsahf");
	ia32_emit_finish_line(env, node);

	finish_CondJmp(env, node, mode_E, pnc);
}

static void CMov_emitter(ia32_emit_env_t *env, const ir_node *node) {
	long pnc = get_ia32_pncode(node);
	int is_PsiCondCMov = is_ia32_PsiCondCMov(node);
	int idx_left  = 2 - is_PsiCondCMov;
	int idx_right = 3 - is_PsiCondCMov;
	const arch_register_t *in1, *in2, *out;

	out = arch_get_irn_register(env->arch_env, node);
	in1 = arch_get_irn_register(env->arch_env, get_irn_n(node, idx_left));
	in2 = arch_get_irn_register(env->arch_env, get_irn_n(node, idx_right));

	/* we have to emit the cmp first, because the destination register */
	/* could be one of the compare registers                           */
	if (is_ia32_CmpCMov(node)) {
		ia32_emit_cstring(env, "\tcmp ");
		ia32_emit_source_register(env, node, 1);
		ia32_emit_cstring(env, ", ");
		ia32_emit_source_register(env, node, 0);
	} else if (is_ia32_xCmpCMov(node)) {
		ia32_emit_cstring(env, "\tucomis");
		ia32_emit_mode_suffix(env, get_irn_mode(node));
		ia32_emit_char(env, ' ');
		ia32_emit_source_register(env, node, 1);
		ia32_emit_cstring(env, ", ");
		ia32_emit_source_register(env, node, 0);
	} else if (is_PsiCondCMov) {
		/* omit compare because flags are already set by And/Or */
		ia32_emit_cstring(env, "\ttest ");
		ia32_emit_source_register(env, node, 0);
		ia32_emit_cstring(env, ", ");
		ia32_emit_source_register(env, node, 0);
	} else {
		assert(0 && "unsupported CMov");
	}
	ia32_emit_finish_line(env, node);

	if (REGS_ARE_EQUAL(out, in2)) {
		/* best case: default in == out -> do nothing */
	} else if (REGS_ARE_EQUAL(out, in1)) {
		ir_node *n = (ir_node*) node;
		/* true in == out -> need complement compare and exchange true and default in */
		ir_node *t = get_irn_n(n, idx_left);
		set_irn_n(n, idx_left, get_irn_n(n, idx_right));
		set_irn_n(n, idx_right, t);

		pnc = get_negated_pnc(pnc, get_irn_mode(node));
	} else {
		/* out is different from in: need copy default -> out */
		if (is_PsiCondCMov) {
			ia32_emit_cstring(env, "\tmovl ");
			ia32_emit_dest_register(env, node, 2);
			ia32_emit_cstring(env, ", ");
			ia32_emit_dest_register(env, node, 0);
		} else {
			ia32_emit_cstring(env, "\tmovl ");
			ia32_emit_source_register(env, node, 3);
			ia32_emit_cstring(env, ", ");
			ia32_emit_dest_register(env, node, 0);
		}
		ia32_emit_finish_line(env, node);
	}

	if (is_PsiCondCMov) {
		ia32_emit_cstring(env, "\tcmov");
		ia32_emit_cmp_suffix(env, pnc);
		ia32_emit_cstring(env, "l ");
		ia32_emit_source_register(env, node, 1);
		ia32_emit_cstring(env, ", ");
		ia32_emit_dest_register(env, node, 0);
	} else {
		ia32_emit_cstring(env, "\tcmov");
		ia32_emit_cmp_suffix(env, pnc);
		ia32_emit_cstring(env, "l ");
		ia32_emit_source_register(env, node, 2);
		ia32_emit_cstring(env, ", ");
		ia32_emit_dest_register(env, node, 0);
	}
	ia32_emit_finish_line(env, node);
}

static void emit_ia32_CmpCMov(ia32_emit_env_t *env, const ir_node *node) {
	CMov_emitter(env, node);
}

static void emit_ia32_PsiCondCMov(ia32_emit_env_t *env, const ir_node *node) {
	CMov_emitter(env, node);
}

static void emit_ia32_xCmpCMov(ia32_emit_env_t *env, const ir_node *node) {
	CMov_emitter(env, node);
}

static void Set_emitter(ia32_emit_env_t *env, const ir_node *node, ir_mode *mode) {
	int pnc = get_ia32_pncode(node);
	const char *reg8bit;
	const arch_register_t *out;

	out     = arch_get_irn_register(env->arch_env, node);
	reg8bit = ia32_get_mapped_reg_name(env->isa->regs_8bit, out);

	if (is_ia32_CmpSet(node)) {
		ia32_emit_cstring(env, "\tcmp ");
		ia32_emit_binop(env, node);
	} else if (is_ia32_xCmpSet(node)) {
		ia32_emit_cstring(env, "\tucomis");
		ia32_emit_mode_suffix(env, get_irn_mode(get_irn_n(node, 2)));
		ia32_emit_char(env, ' ');
		ia32_emit_binop(env, node);
	} else if (is_ia32_PsiCondSet(node)) {
		ia32_emit_cstring(env, "\tcmp $0, ");
		ia32_emit_source_register(env, node, 0);
	} else {
		assert(0 && "unsupported Set");
	}
	ia32_emit_finish_line(env, node);

	/* use mov to clear target because it doesn't affect the eflags */
	ia32_emit_cstring(env, "\tmovl $0, %");
	ia32_emit_string(env, arch_register_get_name(out));
	ia32_emit_finish_line(env, node);

	ia32_emit_cstring(env, "\tset");
	ia32_emit_cmp_suffix(env, pnc);
	ia32_emit_cstring(env, " %");
	ia32_emit_string(env, reg8bit);
	ia32_emit_finish_line(env, node);
}

static void emit_ia32_CmpSet(ia32_emit_env_t *env, const ir_node *node) {
	Set_emitter(env, node, get_irn_mode(get_irn_n(node, 2)));
}

static void emit_ia32_PsiCondSet(ia32_emit_env_t *env, const ir_node *node) {
	Set_emitter(env, node, get_irn_mode(get_irn_n(node, 0)));
}

static void emit_ia32_xCmpSet(ia32_emit_env_t *env, const ir_node *node) {
	Set_emitter(env, node, get_irn_mode(get_irn_n(node, 2)));