bearch_amd64.c 14.6 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
/*
 * Copyright (C) 1995-2008 University of Karlsruhe.  All right reserved.
 *
 * This file is part of libFirm.
 *
 * This file may be distributed and/or modified under the terms of the
 * GNU General Public License version 2 as published by the Free Software
 * Foundation and appearing in the file LICENSE.GPL included in the
 * packaging of this file.
 *
 * Licensees holding valid libFirm Professional Edition licenses may use
 * this file in accordance with the libFirm Commercial License.
 * Agreement provided with the Software.
 *
 * This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
 * WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE.
 */

/**
 * @file
 * @brief    The main amd64 backend driver file.
 */
#include "config.h"

#include "irgwalk.h"
#include "irprog.h"
#include "irprintf.h"
#include "ircons.h"
#include "irgmod.h"
31
#include "irdump.h"
32
#include "lower_calls.h"
33
34
35
36
37

#include "bitset.h"
#include "debug.h"

#include "be.h"
38
39
40
41
42
43
44
45
46
47
48
49
#include "bearch.h"
#include "benode.h"
#include "belower.h"
#include "besched.h"
#include "beabi.h"
#include "bemodule.h"
#include "begnuas.h"
#include "belistsched.h"
#include "beflags.h"
#include "bespillslots.h"
#include "bespillutil.h"
#include "bestack.h"
50
51
52
53
54
55
56
57
58
59
60
61

#include "bearch_amd64_t.h"

#include "amd64_new_nodes.h"
#include "gen_amd64_regalloc_if.h"
#include "amd64_transform.h"
#include "amd64_emitter.h"

DEBUG_ONLY(static firm_dbg_module_t *dbg = NULL;)

static ir_entity *amd64_get_frame_entity(const ir_node *node)
{
62
	if (is_amd64_FrameAddr(node)) {
63
		const amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr_const(node);
64
		return attr->entity;
65
66

	} else if (is_amd64_Store(node)) {
67
		const amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr_const(node);
68
69
70
		return attr->entity;

	} else if (is_amd64_Load(node)) {
71
		const amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr_const(node);
72
		return attr->entity;
73
74
	}

75
76
77
78
79
80
81
82
83
84
85
	(void) node;
	/* TODO: return the ir_entity assigned to the frame */
	return NULL;
}

/**
 * This function is called by the generic backend to correct offsets for
 * nodes accessing the stack.
 */
static void amd64_set_frame_offset(ir_node *irn, int offset)
{
86
	if (is_amd64_FrameAddr(irn)) {
87
		amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr(irn);
88
		attr->fp_offset += offset;
89
90

	} else if (is_amd64_Store(irn)) {
91
		amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr(irn);
92
93
94
		attr->fp_offset += offset;

	} else if (is_amd64_Load(irn)) {
95
		amd64_SymConst_attr_t *attr = get_amd64_SymConst_attr(irn);
96
97
		attr->fp_offset += offset;

98
	}
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
}

static int amd64_get_sp_bias(const ir_node *irn)
{
	(void) irn;
	return 0;
}

/* fill register allocator interface */

static const arch_irn_ops_t amd64_irn_ops = {
	amd64_get_frame_entity,
	amd64_set_frame_offset,
	amd64_get_sp_bias,
	NULL,    /* get_inverse             */
	NULL,    /* get_op_estimated_cost   */
	NULL,    /* possible_memory_operand */
	NULL,    /* perform_memory_operand  */
};



/**
 * Transforms the standard firm graph into
 * a amd64 firm graph
 */
125
static void amd64_prepare_graph(ir_graph *irg)
126
{
127
128
	amd64_irg_data_t *irg_data = amd64_get_irg_data(irg);
	amd64_transform_graph(irg);
129

130
131
	if (irg_data->dump)
		dump_ir_graph(irg, "transformed");
132
133
}

134
static void amd64_before_ra(ir_graph *irg)
135
{
136
	be_sched_fix_flags(irg, &amd64_reg_classes[CLASS_amd64_flags], NULL, NULL);
137
138
}

139
140
141
142
143
144
static void transform_Reload(ir_node *node)
{
	ir_graph  *irg    = get_irn_irg(node);
	ir_node   *block  = get_nodes_block(node);
	dbg_info  *dbgi   = get_irn_dbg_info(node);
	ir_node   *ptr    = get_irg_frame(irg);
145
	ir_node   *mem    = get_irn_n(node, n_be_Reload_mem);
146
	ir_mode   *mode   = get_irn_mode(node);
147
	ir_entity *entity = be_get_frame_entity(node);
148
149
150
151
152
153
	const arch_register_t *reg;
	ir_node   *proj;
	ir_node   *load;

	ir_node  *sched_point = sched_prev(node);

154
	load = new_bd_amd64_Load(dbgi, block, ptr, mem, entity);
155
156
157
158
159
160
161
162
163
164
165
166
	sched_add_after(sched_point, load);
	sched_remove(node);

	proj = new_rd_Proj(dbgi, load, mode, pn_amd64_Load_res);

	reg = arch_get_irn_register(node);
	arch_set_irn_register(proj, reg);

	exchange(node, proj);
}

static void transform_Spill(ir_node *node)
167
{
168
169
170
171
	ir_graph  *irg    = get_irn_irg(node);
	ir_node   *block  = get_nodes_block(node);
	dbg_info  *dbgi   = get_irn_dbg_info(node);
	ir_node   *ptr    = get_irg_frame(irg);
172
	ir_node   *mem    = get_irg_no_mem(irg);
173
	ir_node   *val    = get_irn_n(node, n_be_Spill_val);
174
	//ir_mode   *mode   = get_irn_mode(val);
175
	ir_entity *entity = be_get_frame_entity(node);
176
177
178
179
	ir_node   *sched_point;
	ir_node   *store;

	sched_point = sched_prev(node);
180
	store = new_bd_amd64_Store(dbgi, block, ptr, val, mem, entity);
181
182
183
184
185

	sched_remove(node);
	sched_add_after(sched_point, store);

	exchange(node, store);
186
187
}

188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
static void amd64_after_ra_walker(ir_node *block, void *data)
{
	ir_node *node, *prev;
	(void) data;

	for (node = sched_last(block); !sched_is_begin(node); node = prev) {
		prev = sched_prev(node);

		if (be_is_Reload(node)) {
			transform_Reload(node);
		} else if (be_is_Spill(node)) {
			transform_Spill(node);
		}
	}
}

204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
static void amd64_set_frame_entity(ir_node *node, ir_entity *entity)
{
	assert(be_is_Reload(node));
	be_node_set_frame_entity(node, entity);
}

/**
 * Collects nodes that need frame entities assigned.
 */
static void amd64_collect_frame_entity_nodes(ir_node *node, void *data)
{
	if (be_is_Reload(node) && be_get_frame_entity(node) == NULL) {
		be_fec_env_t  *env   = (be_fec_env_t*)data;
		const ir_mode *mode  = get_irn_mode(node);
		int            align = get_mode_size_bytes(mode);
		be_node_needs_frame_entity(env, node, mode, align);
	}
}

223
224
225
226
/**
 * Called immediatly before emit phase.
 */
static void amd64_finish_irg(ir_graph *irg)
227
{
228
229
230
	be_stack_layout_t *stack_layout = be_get_irg_stack_layout(irg);
	bool               at_begin     = stack_layout->sp_relative ? true : false;
	be_fec_env_t      *fec_env      = be_new_frame_entity_coalescer(irg);
231
232
233

	/* create and coalesce frame entities */
	irg_walk_graph(irg, NULL, amd64_collect_frame_entity_nodes, fec_env);
234
	be_assign_entities(fec_env, amd64_set_frame_entity, at_begin);
235
	be_free_frame_entity_coalescer(fec_env);
236

237
	irg_block_walk_graph(irg, NULL, amd64_after_ra_walker, NULL);
238
239
240
241

	/* fix stack entity offsets */
	be_abi_fix_stack_nodes(irg);
	be_abi_fix_stack_bias(irg);
242
}
243
244
245
246

/**
 * Initializes the code generator.
 */
247
static void amd64_init_graph(ir_graph *irg)
248
{
249
250
251
	struct obstack   *obst     = be_get_be_obst(irg);
	amd64_irg_data_t *irg_data = OALLOCZ(obst, amd64_irg_data_t);
	irg_data->dump = (be_get_irg_options(irg)->dump_flags & DUMP_BE) ? 1 : 0;
252

253
	be_birg_from_irg(irg)->isa_link = irg_data;
254
255
256
}


257
258
259
260
261
typedef ir_node *(*create_const_node_func) (dbg_info *dbg, ir_node *block);

/**
 * Used to create per-graph unique pseudo nodes.
 */
262
static inline ir_node *create_const(ir_graph *irg, ir_node **place,
263
264
265
266
267
268
269
270
                                    create_const_node_func func,
                                    const arch_register_t* reg)
{
	ir_node *block, *res;

	if (*place != NULL)
		return *place;

271
	block = get_irg_start_block(irg);
272
273
274
275
276
277
	res = func(NULL, block);
	arch_set_irn_register(res, reg);
	*place = res;

	return res;
}
278

279
extern const arch_isa_if_t amd64_isa_if;
280
281
282
static amd64_isa_t amd64_isa_template = {
	{
		&amd64_isa_if,             /* isa interface implementation */
283
284
		N_AMD64_REGISTERS,
		amd64_registers,
285
286
		N_AMD64_CLASSES,
		amd64_reg_classes,
287
288
		&amd64_registers[REG_RSP],  /* stack pointer register */
		&amd64_registers[REG_RBP],  /* base pointer register */
289
		&amd64_reg_classes[CLASS_amd64_gp],  /* link pointer register class */
290
		3,                           /* power of two stack alignment for calls, 2^2 == 4 */
291
292
293
		NULL,                        /* main environment */
		7,                           /* costs for a spill instruction */
		5,                           /* costs for a reload instruction */
294
		false,                       /* no custom abi handling */
295
296
297
298
299
300
	},
};

/**
 * Initializes the backend ISA
 */
301
static arch_env_t *amd64_init(const be_main_env_t *env)
302
{
303
	amd64_isa_t *isa = XMALLOC(amd64_isa_t);
304
	*isa = amd64_isa_template;
305
306
307
308

	amd64_register_init();
	amd64_create_opcodes(&amd64_irn_ops);

309
310
311
	be_emit_init(env->file_handle);
	be_gas_begin_compilation_unit(env);

312
	return &isa->base;
313
314
315
316
317
318
319
320
321
}



/**
 * Closes the output file and frees the ISA structure.
 */
static void amd64_done(void *self)
{
322
	amd64_isa_t *isa = (amd64_isa_t*)self;
323
324

	/* emit now all global declarations */
325
	be_gas_end_compilation_unit(isa->base.main_env);
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340

	be_emit_exit();
	free(self);
}

typedef struct {
	be_abi_call_flags_bits_t flags;
	ir_graph *irg;
} amd64_abi_env_t;

/**
 * Get the between type for that call.
 * @param self The callback object.
 * @return The between type of for that call.
 */
341
static ir_type *amd64_get_between_type(ir_graph *irg)
342
343
344
{
	static ir_type *between_type = NULL;
	static ir_entity *old_bp_ent = NULL;
345
	(void) irg;
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367

	if(!between_type) {
		ir_entity *ret_addr_ent;
		ir_type *ret_addr_type = new_type_primitive(mode_P);
		ir_type *old_bp_type   = new_type_primitive(mode_P);

		between_type           = new_type_class(new_id_from_str("amd64_between_type"));
		old_bp_ent             = new_entity(between_type, new_id_from_str("old_bp"), old_bp_type);
		ret_addr_ent           = new_entity(between_type, new_id_from_str("old_bp"), ret_addr_type);

		set_entity_offset(old_bp_ent, 0);
		set_entity_offset(ret_addr_ent, get_type_size_bytes(old_bp_type));
		set_type_size_bytes(between_type, get_type_size_bytes(old_bp_type) + get_type_size_bytes(ret_addr_type));
	}

	return between_type;
}

static const be_abi_callbacks_t amd64_abi_callbacks = {
	amd64_get_between_type,
};

368
static const arch_register_t *gpreg_param_reg_std[] = {
369
370
371
372
373
374
	&amd64_registers[REG_RDI],
	&amd64_registers[REG_RSI],
	&amd64_registers[REG_RDX],
	&amd64_registers[REG_RCX],
	&amd64_registers[REG_R8],
	&amd64_registers[REG_R9],
375
376
377
378
379
380
381
382
};

static const arch_register_t *amd64_get_RegParam_reg(int n)
{
	assert(n < 6 && n >=0 && "register param > 6 requested");
	return gpreg_param_reg_std[n];
}

383
384
385
386
387
388
/**
 * Get the ABI restrictions for procedure calls.
 * @param self        The this pointer.
 * @param method_type The type of the method (procedure) in question.
 * @param abi         The abi object to be modified
 */
389
static void amd64_get_call_abi(ir_type *method_type, be_abi_call_t *abi)
390
391
392
393
394
{
	ir_type  *tp;
	ir_mode  *mode;
	int       i, n = get_method_n_params(method_type);
	be_abi_call_flags_t call_flags;
Michael Beck's avatar
Michael Beck committed
395
396
	int no_reg = 0;

397
	/* set abi flags for calls */
398
	call_flags.bits.store_args_sequential = 0;
399
400
401
402
403
404
405
	call_flags.bits.try_omit_fp           = 1;
	call_flags.bits.fp_free               = 0;
	call_flags.bits.call_has_imm          = 1;

	/* set stack parameter passing style */
	be_abi_call_set_flags(abi, call_flags, &amd64_abi_callbacks);

406
	for (i = 0; i < n; i++) {
407
408
		tp   = get_method_param_type(method_type, i);
		mode = get_type_mode(tp);
409
		//d// printf ("MODE %p %p XX %d\n", mode, mode_Iu, i);
410

411
		if (!no_reg && i < 6 && mode_is_data (mode)) {
412
			//d// printf("TEST%d\n", i);
413
			be_abi_call_param_reg(abi, i, amd64_get_RegParam_reg (i),
414
415
416
417
			                      ABI_CONTEXT_BOTH);
		/* default: all parameters on stack */
		} else {
			no_reg = 1;
418
			be_abi_call_param_stack(abi, i, mode, 8, 0, 0, ABI_CONTEXT_BOTH);
419
		}
420
421
422
423
424
425
426
427
428
429
	}

	/* TODO: set correct return register */
	/* default: return value is in R0 resp. F0 */
	if (get_method_n_ress(method_type) > 0) {
		tp   = get_method_res_type(method_type, 0);
		mode = get_type_mode(tp);

		/* FIXME: No floating point yet */
		/* be_abi_call_res_reg(abi, 0,
430
			mode_is_float(mode) ? &amd64_fp_regs[REG_F0] : &amd64_registers[REG_R0], ABI_CONTEXT_BOTH); */
431
432

		be_abi_call_res_reg(abi, 0,
433
			&amd64_registers[REG_RAX], ABI_CONTEXT_BOTH);
434
435
436
	}
}

437
438
static void amd64_lower_for_target(void)
{
439
440
	size_t i, n_irgs = get_irp_n_irgs();

441
	/* lower compound param handling */
442
	lower_calls_with_compounds(LF_RETURN_HIDDEN);
443
444
445
446
447
448
449

	for (i = 0; i < n_irgs; ++i) {
		ir_graph *irg = get_irp_irg(i);
		/* Turn all small CopyBs into loads/stores, and turn all bigger
		 * CopyBs into memcpy calls, because we cannot handle CopyB nodes
		 * during code generation yet.
		 * TODO:  Adapt this once custom CopyB handling is implemented. */
450
		lower_CopyB(irg, 64, 65, true);
451
	}
452
453
}

454
455
456
457
458
459
460
461
462
static int amd64_is_mux_allowed(ir_node *sel, ir_node *mux_false,
                                ir_node *mux_true)
{
	(void) sel;
	(void) mux_false;
	(void) mux_true;
	return false;
}

463
464
465
466
467
468
/**
 * Returns the libFirm configuration parameter for this backend.
 */
static const backend_params *amd64_get_backend_params(void) {
	static backend_params p = {
		0,     /* no inline assembly */
469
		1,     /* support Rotl nodes */
470
		0,     /* little endian */
471
472
		1,     /* modulo shift is efficient */
		0,     /* non-modulo shift is not efficient */
473
		NULL,  /* will be set later */
474
		amd64_is_mux_allowed,  /* parameter for if conversion */
475
		64,    /* machine size */
476
		NULL,  /* float arithmetic mode */
477
478
479
		NULL,  /* long long type */
		NULL,  /* unsigned long long type */
		NULL,  /* long double type (not supported yet) */
480
481
482
		0,     /* no trampoline support: size 0 */
		0,     /* no trampoline support: align 0 */
		NULL,  /* no trampoline support: no trampoline builder */
483
		8      /* alignment of stack parameter: typically 4 (32bit) or 8 (64bit) */
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
	};
	return &p;
}

static asm_constraint_flags_t amd64_parse_asm_constraint(const char **c)
{
	(void) c;
	return ASM_CONSTRAINT_FLAG_INVALID;
}

static int amd64_is_valid_clobber(const char *clobber)
{
	(void) clobber;
	return 0;
}

500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
static int amd64_register_saved_by(const arch_register_t *reg, int callee)
{
	if (callee) {
		/* check for callee saved */
		if (reg->reg_class == &amd64_reg_classes[CLASS_amd64_gp]) {
			switch (reg->index) {
			case REG_GP_RBX:
			case REG_GP_RBP:
			case REG_GP_R12:
			case REG_GP_R13:
			case REG_GP_R14:
			case REG_GP_R15:
				return 1;
			default:
				return 0;
			}
		}
	} else {
		/* check for caller saved */
		if (reg->reg_class == &amd64_reg_classes[CLASS_amd64_gp]) {
			switch (reg->index) {
			case REG_GP_RAX:
			case REG_GP_RCX:
			case REG_GP_RDX:
			case REG_GP_RSI:
			case REG_GP_RDI:
			case REG_GP_R8:
			case REG_GP_R9:
			case REG_GP_R10:
			case REG_GP_R11:
				return 1;
			default:
				return 0;
			}
		}
	}
	return 0;
}

539
540
const arch_isa_if_t amd64_isa_if = {
	amd64_init,
541
	amd64_lower_for_target,
542
543
544
545
546
547
	amd64_done,
	NULL,                /* handle intrinsics */
	amd64_get_call_abi,
    amd64_get_backend_params,
	NULL,                    /* mark remat */
	amd64_parse_asm_constraint,
548
549
550
551
552
553
554
555
556
	amd64_is_valid_clobber,

	amd64_init_graph,
	NULL,              /* get_pic_base */
	NULL,              /* before_abi */
	amd64_prepare_graph,
	amd64_before_ra,
	amd64_finish_irg,
	amd64_gen_routine,
557
	amd64_register_saved_by,
558
559
	be_new_spill,
	be_new_reload
560
561
};

Matthias Braun's avatar
Matthias Braun committed
562
BE_REGISTER_MODULE_CONSTRUCTOR(be_init_arch_amd64)
563
564
565
566
567
568
void be_init_arch_amd64(void)
{
	be_register_isa_if("amd64", &amd64_isa_if);
	FIRM_DBG_REGISTER(dbg, "firm.be.amd64.cg");
	amd64_init_transform();
}