Commit 4c9a1e2c authored by sebastian.buchwald1's avatar sebastian.buchwald1
Browse files

Can't -> Cannot.

parent 19d7cad3
......@@ -177,7 +177,7 @@ static void assure_should_be_same_requirements(ir_node *const node)
const arch_register_t *reg = arch_get_irn_register_in(node, i2);
if (reg == out_reg && (unsigned)i2 != same_pos) {
if (!is_amd64_irn(node))
panic("Can't fulfill should_be_same on non-amd64 node");
panic("Cannot fulfill should_be_same on non-amd64 node");
/* see what role this register has */
const amd64_attr_t *attr = get_amd64_attr_const(node);
if (attr->op_mode == AMD64_OP_ADDR
......
......@@ -607,7 +607,7 @@ static void emit_arith_tarval(ir_tarval *tv, unsigned bytes)
return;
}
panic("Can't dump a tarval with %d bytes", bytes);
panic("Cannot dump a tarval with %d bytes", bytes);
}
/**
......
......@@ -235,7 +235,7 @@ static void ia32_emit_mode_suffix_mode(const ir_mode *mode)
* apparently */
case 64: be_emit_cstring("ll"); return;
}
panic("Can't output mode_suffix for %+F", mode);
panic("Cannot output mode_suffix for %+F", mode);
}
static void ia32_emit_x87_mode_suffix(ir_node const *const node)
......@@ -269,7 +269,7 @@ static void ia32_emit_x87_mode_suffix(ir_node const *const node)
case 64: be_emit_cstring("ll"); return;
}
}
panic("Can't output mode_suffix for %+F", mode);
panic("Cannot output mode_suffix for %+F", mode);
}
static char get_xmm_mode_suffix(ir_mode *mode)
......
......@@ -112,7 +112,7 @@ static ir_entity *create_64_intrinsic_fkt(ir_type *method, const ir_op *op,
panic("can't lower 64bit Conv");
}
} else {
panic("Can't lower unexpected 64bit operation %s", get_op_name(op));
panic("Cannot lower unexpected 64bit operation %s", get_op_name(op));
}
ident *id = new_id_from_str(name);
ir_type *glob = get_glob_type();
......
......@@ -976,7 +976,7 @@ static void write_mode(write_env_t *env, ir_mode *mode)
write_unsigned(env, get_mode_mantissa_size(mode));
write_unsigned(env, get_mode_float_int_overflow(mode));
} else {
panic("Can't write internal modes");
panic("Cannot write internal modes");
}
}
......
......@@ -205,7 +205,7 @@ ir_mode *new_int_mode(const char *name, ir_mode_arithmetic arithmetic,
unsigned bit_size, int sign, unsigned modulo_shift)
{
if (bit_size >= (unsigned)sc_get_precision())
panic("Can't create mode: more bits than tarval module maximum");
panic("Cannot create mode: more bits than tarval module maximum");
ir_mode *result = alloc_mode(name, irms_int_number, arithmetic, bit_size,
sign, modulo_shift);
......@@ -216,7 +216,7 @@ ir_mode *new_reference_mode(const char *name, ir_mode_arithmetic arithmetic,
unsigned bit_size, unsigned modulo_shift)
{
if (bit_size >= (unsigned)sc_get_precision())
panic("Can't create mode: more bits than tarval module maximum");
panic("Cannot create mode: more bits than tarval module maximum");
ir_mode *result = alloc_mode(name, irms_reference, arithmetic, bit_size,
0, modulo_shift);
......@@ -249,9 +249,9 @@ ir_mode *new_float_mode(const char *name, ir_mode_arithmetic arithmetic,
if (mantissa_size >= 256)
panic("Mantissa >= 256 bits not supported");
if (exponent_size >= (unsigned)sc_get_precision())
panic("Can't create mode: more bits than tarval module maximum");
panic("Cannot create mode: more bits than tarval module maximum");
if (mantissa_size >= (unsigned)sc_get_precision())
panic("Can't create mode: more bits than tarval module maximum");
panic("Cannot create mode: more bits than tarval module maximum");
ir_mode *result
= alloc_mode(name, irms_float_number, arithmetic, bit_size, 1, 0);
......
......@@ -177,7 +177,7 @@ static void lower_builtin(ir_node *node, void *env)
case ir_bk_saturating_increment:
case ir_bk_compare_swap:
/* can't do anything about these, backend will probably fail now */
panic("Can't lower Builtin node of kind %+F", node);
panic("Cannot lower Builtin node of kind %+F", node);
}
panic("unexpected builtin %+F", node);
}
......
......@@ -984,7 +984,7 @@ void lower_calls_with_compounds(compound_call_lowering_flags flags)
} else if (machine_size == 64) {
int_return_mode = mode_Lu;
} else {
panic("Can't determine machine register mode");
panic("Cannot determine machine register mode");
}
}
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment